Finite State Machines (FSMs) have long been a cornerstone of digital system design, and continuing advancements in logic synthesis have enabled increasingly optimised implementations. At its core, FSM ...
This paper presents a digital design flow in order to design high performance differential Emitter Coupled Logic (ECL) circuits efficiently. The proposed flow is similar to the ordinary digital CMOS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results