The evolution of DDR5 and DDR6 represents a inflexion point in AI system architecture, delivering enhanced memory bandwidth, lower latency, and greater scalability.
One of the big challenges with data centres is amount of power that they consume. This is being further exacerbated by the increasing use of AI in the form of Large Language Models. Studies have shown ...
HSINCHU, Sept. 24, 2025 /PRNewswire/ -- M31 Technology Corporation (M31), a leading silicon intellectual property (IP) provider, today announced its latest Ultra-Low Leakage (ULL), Extreme Low Leakage ...
Figure 1. Illustrations of the ultra-low power phase change memory device developed through this study and the comparison of power consumption by the newly developed phase change memory device ...
TL;DR: Micron is sampling its new 192GB SOCAMM2 memory module, featuring advanced 1-gamma DRAM technology for over 20% improved power efficiency. Designed for AI data centers, SOCAMM2 offers high ...
There are major changes coming in the memory interface world, and recent interest in AMD and Nvidia's plans to adopt the new High Memory Bandwidth standard make this a good time to explain the three ...
Forward-looking: Building NAND with ferroelectric transistors can dramatically cut power consumption by sidestepping a core limitation of conventional NAND, according to a new study from the Samsung ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results