Abstract: As modern ASICs integrate several hundred interconnect ports in a large package, ASIC Serdes design faces challenging performance, power, and area targets. Thanks to architectural ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results