Abstract: A comparison between gate sizing and transistor sizing to analyze the trade-off between execution time and minimum delay achieved is presented in this work. The transistor and gate sizing ...
Abstract: We present a gate sizing tool using a posynomial delay model. The resulting optimization problem is a Geometric Program (GP) and is efficiently solved using Matlab toolbox GGPLAB. The ...
Find out more about undergraduate study at the School of Electronic Engineering and Computer Science.
Customer stories Events & webinars Ebooks & reports Business insights GitHub Skills ...
Customer stories Events & webinars Ebooks & reports Business insights GitHub Skills ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results